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We present data exhibiting hot spots spontaneously emerging in forward biased thin film photo-
voltaics based on a-Si:H technology. These spots evolve over time shrinking in their diameter and
increasing temperature up to approximately 300 oC above that of the surrounding area. Our numer-
ical approach explores a system of many identical diodes in parallel connected through the resistive
electrode and through thermal connectors, a model which couples electric and thermal processes.
The modeling results show that hot spots emerge collapsing from a rather large area of nonuniform
temperature, then collapse to local entities. Finally, we present a simplified analytical treatment
establishing relations between the hot spot parameters.
I. INTRODUCTION
It is generally known to almost everyone in PV commu-
nity that large area photovoltaic (PV) modules are often
laterally nonuniform. The lateral nonuniformity can be
especially strong in thin film PV, revealing itself in vari-
ations between local PV parameters in different areas
of a module or in variations between the parameters of
nominally identical solar cells cut from the same module.
The nonuniformity causes problems with PV reliability;
it plays the role of a hidden cost of otherwise inexpensive
PV technology.
An established way of observing lateral nonuniformi-
ties in PV modules is infrared (IR) camera mapping: IR
pictures of different parts of a module showing different
temperatures; these nonuniformities depend on the de-
vice current and voltage. There exists a variety of com-
plimentary mapping techniques, which also reveal lateral
nonuniformities: optical beam induced current (OBIC),
electron beam induced current (EBIC), surface photo-
voltage (SPV) mapping, photoluminescence (PL) map-
ping, and some others (reviews are given in Refs. 1,2).
While the interpretation of some details of these maps
requires further insights, the consensus in the PV com-
munity is that the observed lateral nonuniformities are
related to material/structure imperfections or nonuni-
form light distribution. (As an example, we have polled
a number of PV scientists on the nature of IR detected
hot spots: all the responses attributed them to defects.)
This understanding has matured to the level of common
belief. Even the observed fact that the IR hot spots are
typically close to the module bus bars was interpreted as
an evidence of the bus bar application creating defects
in the device. This understanding of hot spots has been
documented in multiple publications, Refs. 3–5 present-
ing recent examples.
This paper will shift the defect paradigm towards spon-
taneous hot spot formation in a perfectly uniform system.
Such hot spots appear as a result of runaway instability
related to the diode-like current voltage characteristics
of the device: current hogging by warmer regions makes
them still warmer.6
The phenomenon of current hogging belongs to a large
class of runaway instabilities known in electrical engi-
neering, chemistry (exothermic reactions), astrophysics
(runaway nuclear fusion), where increase in temperature
causes positive feedback. Its understanding is most ad-
vanced for thermal explosions.7–9 In particular, it was
realized that the instability starts with a hot spot10,11
resembling nucleation processes in phase transitions of
the first kind; this analogy was explored in Ref. 12 and
then discussed for thin film structures.13
Regardless of being spontaneous, the hot spot nonuni-
formity deteriorates device performances as different
parts of the device operate under different temperatures
and cannot be optimized simultaneously.
Furthermore, one can expect that hot spots will gen-
erate defects at exponentially higher rates compared to
the surrounding cold regions. This will reverse the cause
and effect relation between the defects and hot spots,
the latter becoming cause rather than effect. In a long
run, this scenario (mostly beyond the scope of this paper)
will result in accumulation of permanent defects in cer-
tain local regions of PV modules and their corresponding
degradation.
This paper is organized as follows. Section II presents
our experimental finding on hot spot formation and evo-
lution. The algorithm and results of extensive numerical
modeling of hot spots in thin film PV are described in
Sec. III. We then present a simplified analytical model
of hot spot formation in Sec. IV. General discussion and
conclusions are given in Sec. V.
II. EXPERIMENTAL DATA
We conducted electrical measurements and infrared
temperature mapping on commercially available Xun-
light Corporation manufactured photovoltaic cells. The
cells are made of triple junction a-Si:H based structures
deposited on 0.125 mm thick stainless steel, which acts
both as mechanical support as well as the negative con-
tact of the cell. The front of the cell is covered with a grid
of copper wires bonded to the surface with a conductive
2adhesive. The diameter of the copper wires is 0.125 mm
and the spacing between the wires is 5 mm. The cells
are 43 cm x 28 cm in size. A schematic of the cell and
typical IV characteristics are shown in Figs. 1 and 2.
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FIG. 1: Schematic of the cell used in our experiments; not to
scale. Dark strips represent bus bars electrically disconnected
from the transparent conductive oxide (TCO).
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FIG. 2: The typical current voltage and power voltage char-
acteristics of the studied cells.
Unencapsulated cells were used for the purpose of the
test, although the effects we describe may be observed
with encapsulated cells as well. The cells were forward
biased with a constant current power supply. A cali-
brated thermal imaging camera was used to map surface
temperatures periodically.
During preliminary testing it was determined that the
development of hot spots was sensitive to convective air
currents, but the development of these currents was un-
predictable and led to results that were not repeatable.
Covering the cells to control convection was effective but
interfered with the thermal imaging. Therefore we left
the cells uncovered but directed a constant air stream
from an electric fan on to the test area in order to pro-
vide a more consistent thermal environment during data
collection.
Cells to be tested were placed manually in the test area
and electrical connections were made. The cells were then
left undisturbed for approximately 30 minutes to allow
temperatures to equalize across the surface. The thermal
camera was switched on and current was then forced in
a forward direction through the cell. For all measured
modules the initial uniform temperature distribution be-
came less uniform in the course of heating, and hot spots
usually developed in the proximity of bus bars as illus-
trated in Fig. 3.
FIG. 3: IR mapping of a PV module showing the hot spot
development and its temperature increase. The left side bar
is under positive voltage and grids are parallel to the long
dimension of the module. The current forced through the
entire module was 14 A.
The data in Fig. 4 focuses on a single spot develop-
ment in a relatively small localized region ignoring the
rest of module area. It shows again a very considerable
temperature increase and concomitant localization of its
3FIG. 4: The evolution of temperature distribution in a 10x10
cm2 region close to the positive bus bar.
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FIG. 5: Temporal variations of voltage on the power source
(VPS, voltage in the center of a hot spot (VHS), and the hot
spot maximum temperature.
corresponding (hot spot) area.
We have observed that the hot spot formation takes
place under forward bias conditions when the forward
current exceeds certain critical value Ic ≈ 14 − 16 A
slightly varying between nominally identical devices.
Fig. 5 represents the typical data on the hot spot volt-
age and maximum temperature. We note that the volt-
age VPS on the power source slightly varies in the be-
ginning of the process. This low temperature transient
could be due to the initial uniform heating and some ca-
pacitive processes that are not related to the hot spot
formation. VPS remains practically constant for the rest
of the process where hot spots appear and evolve to their
final shape. Both the voltage VHS and the hot spot max-
imum temperature are superlinear in time, although they
vary smoothly and their rates of change are correlated.
An important feature beyond Fig. 5 is that the hot
spot temperature and voltage show the trend of satura-
tion after ∼ 20 min; in particular, the temperature ap-
proaches ≈ 300 oC. Unfortunately, this saturation effect
could not be studied more in detail, since maintaining
such a high temperature for a considerable time resulted
in irreversible changes, such as local discoloration and
some others. These permanent device changes fall be-
yond the present scope. Here and in what follows we show
only the data below the range of irreversible changes.
III. NUMERICAL MODELING
A. Electrical Model
A numerical model of the device was developed to sim-
ulate its electrical and thermal properties.
The device to be modeled is a large-area (28 cm x
43 cm) a-Si based module. The substrate and negative
contact is made of a sheet of steel. The steel components
are responsible for the heat conduction within the plane
of the device and for the bulk of the device’s thermal
mass; they are modeled with zero sheet resistance layers.
The positive contact of the device is a transparent con-
ducting oxide (TCO) of relatively high sheet resistance
(∼ 150Ω/ for the case under consideration), overlaid
with regularly spaced copper grid lines (∼ 10−4 Ω/).
The bus bars on the edges are parallel to the short di-
mension as illustrated in Fig. 1.
In our modeling, the device is described through many
points at the centers of their corresponding square nodes
as shown in Fig. 6. Each point is connected by a resistor
to the edge of the node where it, in turn, is connected to
a resistor of the adjacent node, as shown in Fig. 6, right.
For a node which only contains TCO and not a grid,
all the associated resistors equal half the sheet resistance
of the TCO. Since two resistors are between each node,
this choice implies that the total resistance between two
points on the TCO equals the total TCO sheet resistance.
A node containing a grid will also contain TCO, and
the resistors in the direction parallel to the grid will differ
from the resistors in a direction perpendicular to the grid.
Fig. 7 defines the resistors in a node of length side s con-
taining a grid line of width g. Resistors perpendicular to
the grid line (in the vertical direction, as depicted) have
value equal to the resistance across a rectangle, from the
horizontal dividing line of the node to a horizontal edge
of the node. This is equivalent to resistors in series: the
grid plus TCO material. The resistance across a rectan-
gle is the sheet resistance multiplied by the aspect ratio
of the rectangle. Consequently, if the grid material has
sheet resistance Rgrid, and the TCO has grid resistance
4FIG. 6: Left, physical grid and TCO structure divided into
nodes. Right, model of grid and TCO as nodes connected by
discrete resistors
s
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FIG. 7: Left, node containing grid and TCO. Upper right,
geometry for determining resistors perpendicular to the grid.
Lower right, geometry for determining resistors parallel to
grid.
RTCO, then the equivalent resistance of a resistor per-
pendicular to the grid is
R⊥ =
g
2s
Rgrid +
s− g
2s
RTCO. (1)
For resistors parallel to the grid, the resistance is across
a rectangle, from the vertical dividing line of the node
to a vertical edge of the node. The resistances here are
in parallel; hence, the total parallel resistance obeys the
relation
1
R‖
=
2g
s
1
Rgrid
+
2(s− g)
s
1
RTCO
. (2)
The preceding describes the numerical model of the
negative contact and grid structure. The active solar cell
material between the TCO and steel substrate is modeled
as shown in Figure 8.
Although the device is in fact a triple junction amor-
phous silicon cell, for simplicity the active layer is mod-
eled as a single diode. The diode is modeled with the
Rs Rsh
ρ
ρ
ρ
ρ
I0
FIG. 8: The equivalent circuit of a node showing TCO/grid
structure on top, and local active photovoltaic structure.
standard diode current voltage (IV) characteristic,
I = I0
[
exp
(
qV
nkBT
)
− 1
]
I0 = I00 exp
(
−
E
kBT
)
(3)
Here, q is the electron charge, n is the diode ideality
factor, k is Boltzmann’s constant, T is the local tempera-
ture. I0, the reverse saturation current, is found through
the cell known open circuit voltage VOC and short cir-
cuit current density, jL. If s
2 is the node area, then the
equation
jL = I0
[
exp
(
qVOC
nkT
)
− 1
]
/s2 (4)
enables one to relate the above parameters to the experi-
mental data. We used jL = 5 mA/cm
2 and VOC = 2.2V .
We then chose n = 6 (as though each junction in the
triple stack had n = 2) to provide satisfactory fits of the
measured IV curves. The activation energy E was de-
termined by the experimentally known variation in open
circuit voltage with temperature T that is 0.38 %/K near
room temperature yielding En = 4.68 eV.
While the IV fitting becomes possible with Eq. (4),
the latter equation still represents a significant simplifi-
cation neglecting possible contributions due to the series
and shunt resistances of a non-ideal diode (see e. g. Ref.
16). These effects may become visible especially under
the conditions when the latter resistances are tempera-
ture dependent, which certainly takes place with semi-
conductor devices. We will see in Sec. III C that these
effects do create a discrepancy between the modeling and
experimental data. We have verified that including these
effects in our modeling improves the agreement and can
be easily done when needed. However, it also brings in
several new adjustable parameters and makes the model
over-flexible. Therefore, aiming at understanding the ba-
sic physics of the hot spot phenomena we have limited
this study to a simple IV characteristics in Eq. (4).
The active layer was modeled as including both ideal
diodes (obeying the Shockley equation) in connection
with parasitic series and shunt resistances, Rs and Rsh,
5respectively. When the device is laterally uniform, the
products of series or shunt resistance times device area,
which we call the specific series and shunt resistances, R′s
and R′sh, are constant. Therefore,
Rs =
R′s
s2
, Rsh =
R′sh
s2
(5)
Having defined the model elements, the voltage distri-
bution over the device (voltages at each node) is found.
This is done through Kirchhoff’s law that the sum of
currents entering a node must equal zero,
V (x+ s, y)− V (x, y)
ρ(x+ s, y) + ρ(x, y)
+
V (x− s, y)− V (x, y)
ρ(x− s, y) + ρ(x, y)
+
V (x, y + s)− V (x, y)
ρ(x, y + s) + ρ(x, y)
+
V (x, y − s)− V (x, y)
ρ(x, y − s) + ρ(x, y)
=
V (x, y)
R′sh
s2 + ID(x, y) (6)
Here ID is the current through the diode and ρ is the
generalized sheet resistance that can represent Rperp and
Rparallel from Eqs. (1) and (2) respectively.
For nodes on the edge of the device, for which nodes at
x± s, y± s do not exist, the corresponding terms involv-
ing those coordinates are not included. This satisfies the
boundary condition on the edges (no current flows into
or out of those edges). One other boundary condition
imposed by the experimental setup is that Ibb = 16 A
of current were supplied to a bus bar. As the latter has
very low resistance, we have assumed the injection of this
current distributed evenly throughout the busbar. This
condition (which we define to apply to the x=0 bound-
ary) adds the following equations for all ys
L
s
V (0, y)− V (s, y)
Rbb
= Ibb (7)
where Rbb is the bus bar sheet resistance.
The above equations, over all x and y, define V (x, y).
For the system of spatially close diodes they can be lin-
earized,
ID(x, y) = I
0
D +
∂ID
∂V
(V (x, y)− V 0(x, y)) (8)
where V 0 is the trial voltage at the node (its value may
come from a guess or a previous iteration). Likewise, I0D
is the constant current through the diode when the node
voltage is V 0. We have used iterative techniques to solve
the above linear system.
More specifically, the linearization was applied as fol-
lows. First, as the diode and resistor RS are in series,
the same current flows through both. If Vn is the voltage
at the node between the diode and the resistor, then this
current obeys the equation
ID = I0
[
exp
(
q(V (x, y)− Vn)
nkT
)
− 1
]
=
Vn
RS
. (9)
Its solution can be expressed through the Lambert W
function defined as W (x) exp[W (x)] = x. The result
takes the form
ID = −I0 +
nkT
qRS
W (θ), (10)
∂ID
∂V
=
qI0
nkT
W (θ)
1 +W (θ)
exp
[
q(V (x, y) + I0RS
nkT
]
(11)
where we have introduced the new variable,
θ =
qI0RS
nkT
exp
[
(V (x, y) + I0RS
nkT/q
]
. (12)
The node size is determined by a compromise between
computational time (using fewer, larger nodes) and accu-
racy (using more, smaller nodes). For the voltage distri-
bution to be qualitatively accurate, it was necessary for
there to be at least two nodes between adjacent grid lines.
The simulation accuracy was checked by using higher res-
olution and verifying that the results had converged.
B. Thermal Model
The time evolution of temperature in the device is gov-
erned by the heat equation
C∂T/∂t = Q−α(T −T0)+∇(κ∇T )−σ(T
4
−T 40 ). (13)
Here α is the thermal exchange coefficient in the New-
ton law of cooling and T0 is the ambient temperature
assumed constant along the module surface, and σ ≈
5.67 × 10−8 Wm−2K−1 is the Stefan-Boltzmann coeffi-
cient in the law of radiation cooling; all other variables
have their standard meaning. For a thin sheet of thick-
ness d, it is more convenient to use two dimensional
description assuming T constant along the transversal
direction. The radiation cooling may be significant at
high enough spot saturation temperatures approaching
Tsat ≈ 600 K in our observations.
The discrete version of the heat transfer equation takes
the form
C∂T/∂t = Q(x, y)− α(T − T0)− σ(T
4 − T 40 )
−χ[4T − T (x+ s, y)− T (x− s, y)
−T (x, y + s)− T (x, y − s)] (14)
where T ≡ T (x, y), C and Q are the heat capacity and
heat generated within one node, and χ = κd is a ther-
mal sheet conductivity independent of node size. For the
simulations presented, we have used κ = 16 Wm−1K−1,
C = 0.466 Jg−1K−1 for the stainless still of mass density
7.9 g/cm3 and d = 125 µm. Q is the sum of Joule heating
terms IV for all resistive elements and the diode within
the node. α the heat transfer coefficient (which we took
to be that of air against mild steel, α = 8 Wm−2K−1)
multiplied by the node area, s2.
6When k is not constant with position, the above χ
should be replaced with the effective value
χeff = 2
[
1
χ(x, y)
+
1
χ(x± s, y ± s)
]−1
(15)
where the argument of the second χ term must be the
same as the corresponding temperature term T (x±s, y±
s) it multiplies. This can be seen by considering 1/χeff
to be a sum of the two thermal resistances, 1/χ(x, y)/2
and 1/χ(x ± s, y ± s)/2, added in series. As with the
voltage model, if nodes at x±s, y±s do not exist within
the device, the corresponding differences [T−T (x±s, y±
s)] involving them must be neglected.
The algorithm of thermal modeling includes the follow-
ing three steps. (i) Determine the voltage distribution
over the device. (ii) Find the local heat generated within
each node from the voltage distribution. (iii) Integrate
in time with Eq. (14). The algorithm can be optimized
by addressing the following issues: That step (i) is rela-
tively computationally expensive, and additionally, step
(iii) has possibilities of stiffness.
We mitigate the stiffness by noting that (the continu-
ous counterpart of) Eq. (14) can be put in the form
∂T
∂t
(x, y, t) = A−B · T (x, y, t) (16)
Assuming A and B are constants, this has solution
T (x, y, t0+δ) =
A
B
+
(
T (x, y, t0)−
A
B
)
exp(−Bδ). (17)
Taking time steps of this form, as opposed to that by
Euler or Runge-Kutta recipes, prevents divergence and
spurious oscillation regardless of step size, and also has
the physical property that no spot on the device can ever
have temperature below T0. Assumed in deriving this is
that A is a constant. In reality, A is made of an internal
heat term as well as terms depending on adjacent temper-
atures. While we may assume the heat does not change
greatly as a function of time, the temperature of adjacent
nodes in the device will change approximately as fast as
in the node under consideration. This can be dealt with
by using small step sizes, which is not a limitation as this
integration step is not slow.
As computing the voltage distribution is time consum-
ing, we wish to assume it is held constant for larger pe-
riods of time ∆ >> δ. To check the validity of this as-
sumption and to improve accuracy, from time t0 we make
steps of the form in Eq. (17) to time to + ∆/2. At this
time, the voltage distribution is found again, as well as
the local heat generation. We then return to time t0 and,
using the heat generation found at time t0+∆/2, step to
time t0 +∆. As this passes t0 +∆/2 a second time, it is
possible to compare the temperatures obtained with the
two constant heats at these times. If the difference be-
comes too large (e. g., 0.5K), it is possible to adaptively
decrease the step size.
C. Modeling Results
The above modeling has allowed us to simulate the
temperature distribution over the sample (Fig. 9), as
well as the temporal evolution of hot spot temperature
(Fig. 10) and voltage (Fig. 11). These and subsequent
results are limited to low enough temperatures below 600
K where experimentally the system does not show signif-
icant irreversible changes. We note that the experimen-
tally observed saturation temperature close to 600 K is
reproduced by our modeling when the radiation cooling
is taken into account, while neglecting that mechanism
results in simulated saturation temperatures of >∼ 1000
K inconsistent with the data. We note that, from the
modeling results, the temperature rolling over to satu-
ration region is relatively short, ∼ 10 s, after which the
temporal dependence becomes almost flat; the beginning
of that region is shown in Fig. 10.
The temperature maps in Fig. 9 clearly demonstrate
the phenomenon of runaway instability where the spot
gets hotter and simultaneously shrinks in its linear di-
mensions; the temperature of far away regions simulta-
neously decreases as they dissipate smaller currents (the
total current remains fixed). The trends in the simulated
data mirror those in the experimental data, and the spa-
tial scale of the temperature nonuniformity is also similar
to that observed in experiment, for comparable sample
temperatures.
Figure 10 shows the hottest temperature over the sam-
ple versus time after power is applied, comparing simu-
lated data to data obtained from different experimental
samples. Generally, the simulated curve has behavior
similar to that of the data, indicating that the simula-
tion captures most of the important details. We note
that even nominally identical real cells can enter thermal
runaway at different times. In simulations, we have found
that the series resistance parameter can control the time
to runaway, with variations on the order of 50% being
sufficient to cover experimentally observed times to run-
away. Although the simulated data presented here is for a
spatially uniform device, simulated devices with existing
spots of locally low series or shunt resistance (including
spots of low shunt resistance that nevertheless have neg-
ligible effect on device current-voltage and performance
properties) can influence time-to-runaway and hot spot
location. Another possible effect which could be included
in future simulations, though neglected for the presented
data, could be a more detailed model of the temperature
dependence of the series resistance and active layers, as
discussed in the above, after Eq. (4). This is also seen
from Fig. 11 where the neglected effect of temperature
dependent series resistance is responsible for the voltage
difference between the simulation and the experiment.
More in detail, the development of the hot spot can
be understood from our modeling results as follows. Fig.
12 shows the initial voltage on the middle of the sample,
parallel to the grid lines, on and off a grid line. The cor-
responding heat generation density is presented in Fig.
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FIG. 9: Simulated temperature distributions at different time
instances. Note the differences in temperature scales shown
to the right.
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FIG. 10: Simulated and experimental temporal dependencies
of temperature at the hottest spot in a cell.
13. The generated heat is initially greatest at the grid
lines, nearest the busbars. This is due to the active layer;
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FIG. 11: Simulated and experimental temporal dependencies
of voltages at the hottest spot in a cell.
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FIG. 12: Initial voltage distribution along the length of the
cell, on and off the grid.
the contribution due to resistive losses in the bus bar
and grids is relatively low. The generated heat is great-
est there for two reasons: The current density is highest
there, due to it being more concentrated than in the bus
bar, and the branching current through the active layer
is greater on the grid than the bus bar due to the sheet
resistance of the former being greater. Although there is
yet more branching current through the area of the cell
covered by TCO only, the corresponding voltage there is
also lower, and so is the generated heat. Consequently,
the region that initially heats fastest is close to but off of
the busbar. An additional feature that moves the initial
hot spot away from the bus bar is that its material adds
to the local heat capacity and thermal conductivity.
It follows from the above that, as a consequence of the
voltage gradients and nonuniform heat generation, tem-
perature nonuniformity over the sample is inevitable. It
is practically important however that runaway is not in-
evitable. Fig. 14 shows simulated temperature vs. time
curves for cells with identical properties as the simu-
lated cell referenced in Fig. 10, except that the substrate
thermal conductivity (χ) has been increased by a fac-
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FIG. 14: Simulated temporal temperature dependencies as a
function of substrate thermal conductivity.
tor. With χ→ 4χ (achievable in practice), the cell never
enters runaway, and reaches a maximum temperature of
90◦C.
Finally, we note that the threshold nature of runaway
instability was reproduced by the above modeling as well.
The chosen set of parameters led to the prediction of
runaway instability starting above the total current of
approximately 14 A, close to the experimentally observed
values.
IV. APPROXIMATE ANALYTICAL MODEL
As before, a hot spot is characterized by its related
temperature and electric potential distributions illus-
trated in Fig. 15 where δT ≡ T − T0 and δV ≡ V0 − V
where T0 and V0 are the temperature and potential far
from the spot. For simplicity, we assume that T0 coin-
cides with the ambient temperature.
The actual coordinate dependencies of δT and δV are
described by a system of coupled nonlinear differential
V
V
, T
 
T
r
lateral coordinate, x
FIG. 15: Sketches of temperature and electric potential dis-
tributions across the hot spot.
equations
∇
2V = ρj(V, T ), (18)
c
∂T
∂t
= H + jV + χ∇2T − α(T − T0)− σ(T
4
− T 40 ).
The former describes current branching through the
diode elements between the resistive and ground (ideal)
conductor;14,15 the latter describes the heat transfer.
Here ∇2 stands for the two-dimensional Laplacian in the
lateral directions, ρ is the sheet resistance, H is the uni-
form heat per area, c is the specific heat per area, and
χ ∼ hχ0 is the ”sheet” thermal conduction the dimen-
sionality of W/K (cf. Sec. III B). The diode-type current
voltage characteristic expresses current density (A/m2),
e. g.
j = j00 exp(−E/kT )[exp(qV/kT )− 1]− jL, (19)
or similar including shunt and series resistances.
The linear analysis of Eqs. (18) does predict the
threshold nature of runaway instability.6 However, solv-
ing these equations beyond the linear approximation is a
challenging mathematical problem that we will not pur-
sue in this work.
Here, we limit our selves to a simplified approach using
the following rough approximations.
1) The one-parameter scaling,
T (x) = T0+δT fT (x/r), V (x) = V0+δV fV (x/r) (20)
where r is the characteristic radius of the spot, and un-
defined functions fT (x/r) and fV (x/r) both equal unity
at x = 0 and zero at x → ∞. In this approximation,
∇2T ∼ δT/r2,
∫
(V0 − V )xdx ∼ r
2δV , etc.
2) For the actual values of parameters, the left hand side
C∂T/∂t in Eq. (18), is relatively small; the terms in the
equation right hand side almost cancel each other. That
is the quasistatic approximation with C∂T/∂t = 0.
3) For the saturated temperature, the thermal conduc-
tion term χ∇2T ∼ δT/r2 must be comparable to the
9cooing terms αδT + σ(T 4 − T 40 ); otherwise the hot spot
could collapse to zero radius.
4) We approximate T 4 − T 40 = 4T
3
0 δT .
Under forward bias conditions, Eqs. (18) can be then
approximately replaced with more intuitive equations,
(αeff + χ/r
2)δT = V j, αeff = α+ 4σT
3
0 ,
I = δV/ρ = pir2j, j = j00 exp[−(E − V )/kT ]. (21)
Eqs. (21) lead to the following results where the cur-
rent I must be considered as fixed by the external power
source. Far from saturation, the hot spot radius is given
by
r =
√
IV
piαδT
(≫ rsat). (22)
The ultimately small saturated radius is
rsat =
√
χ/αeff ∼ 1 cm. (23)
The saturated temperature increase becomes
δTsat = V I/(2piχ) ∼ 1000 K. (24)
Finally,
V =
E
q
−
kT
q
L, L ≡ ln
[
piαeff (T − T0)
j00
]
. (25)
All these results are qualitatively consistent with the ex-
perimental data and with the results of modeling above.
Given the very rough nature of the underlying approxi-
mation, the agreement appears quite satisfactory; cf. the
observed rsat ∼ 2− 3 cm, and Tsat ≈ 600 K.
Eq. (22) describes how the spot radius decreases with
the temperature. This prediction is consistent with the
modeling results in Fig. 9 and experimental results in
Figs. 3 and 4. Furthermore, the data in Fig. 5 enables
one to estimate dV/dT ∼ 10−2 V/K; hence, L ∼ 30.
Because the above introduced L is relatively close to the
logarithmic parameter L ∼ 50 from Ref. 6 (they differ by
ln[piαeff (T − T0)/jL] ∼ 10), we conclude that Eq. (25)
is approximately correct even quantitatively.
As a result, simple intuitive equations (21) can be con-
sidered adequate qualitative description of the hot spots
in thin film devices under forward bias. In addition to
the above, they explain, through the coefficient αeff , how
changing the ambient air flow affects the hot spot forma-
tion, again in agreement with the experimental observa-
tions (see Sec. II above).
V. CONCLUSIONS
We have shown experimentally and by numerical mod-
eling that hot spots with significant temperature increase
(∼ 300 K) can spontaneously emerge in laterally uniform
thin film photovoltaics. This is probably the most impor-
tant conclusion of our work.
Since hot spots often observed in PV are not neces-
sarily related to defects or other imperfections making
devices laterally nonuniform, care should be taken to op-
timize the device design in a way allowing to avoid the
runaway instability underlying the hot spot formation.
We have shown that simple steps (such as changing to
a more thermally conducting substrate; see Fig. 14) can
suppress the hot spot formation.
As already mentioned in Sec. I above, nonuniform ma-
terial degradation accelerates at hot spots, i. e. an ini-
tial hot spot may then degrade in a runaway mode under
more and more stress as it becomes progressively more
shunting. The final result of such degradation will be
roughly one shunt per the area of the characteristic lin-
ear dimension of lateral nonuniformity1,2 L ∼ 0.1−1 cm.
It is remarkable that problems with performance and re-
liability related to hot spot instability can be fixed by
properly scaling the device thickness, substrate material,
and thermal insulation.
Summarizing more specific conclusions of this work,
the following can be stated.
1) Hot spots appear close to the device electrodes (bus
bars) under significant enough forward current.
2) Hot spots evolve in such a way that their temperature
increases while the electric potential and spot radius
decrease.
3) The thermal properties (specific heat, thermal
conductivity, and Newton’s cooling coefficient) are im-
portant parameters determining hot spot development.
4) The ambient temperature and thermal conduction are
important as well: ambient cooling promotes thermal
runaway.
5) Given the device structure, thermal runaway and
its related hot spots can be numerically modeled thus
allowing hot spot free device engineering. Numerical
algorithm developed in this work or other algorithms17
can be used provided that they do not impose the often
assumed restriction of device uniformity in the course of
modeling.
6) Radiative cooling can be an important factor limiting
the hot spot size and other parameters.
7) A semi-quantitative understanding of well developed
hot spots can be achieved based on a system of intuitive
simple equations.
One important aspect of hot spot formation left behind
the present scope is a possible role of lateral nonuni-
formities always present in real devices. Based on the
above developed understanding, one can assume that
such nonuniformities can trigger the hot spot formation
and their location; yet the final parameters of these spots
will be determined by the average device parameters (ex-
cept maybe some cases of extremely nonuniform struc-
tures). This conclusion follows from the above estab-
lished fact that even in laterally uniform devices local
spot heating is severe and stable enough to sustain the
addition of faulty local elements.
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